

# **JL7003F Datasheet**

**Zhuhai Jieli Technology Co.,LTD**

**Version: 1.4**

**Date: 2025.01.15**

**Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.**

# JL7003F Features

## CPU

- 32bit Dual-Issue DSP
- Up to 160MHz programmable processor
- With IEEE754 Single precision FPU
- With cordic accelerate engine
- Advanced debug with 8 hardware breakpoints/watchpoints
- Advanced system exception capture unit

## Interrupt

- Support for up to 64 interrupts with 8 priority level
- NMI supported
- SWI supported, with configurable priority
- Low power wake up by polling pending 7 IO interrupts for low power wake up

## DSP Audio Processing

- SBC, AAC, LDAC, LHDC Audio decodes supported for BT audio
- mSBC voice codec supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 20-band EQ configuration for voice Effects
- Support Hi-Res Audio

## Audio Codec

- Two channels 24-bit DAC, SNR  $\geq$  102dB
- One channels 24-bit ADC, SNR  $\geq$  95dB
- DAC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz/64kHz/88.2kHz/96kHz are supported
- ADC Sampling rates of 8kHz/11.025kHz/16kHz/22.05kHz/24kHz/

32kHz/44.1kHz/48kHz are supported

- One analog MIC amplifier, build-in MIC bias generator
- Supports Four PDM digital MIC inputs
- Supports cap-less, single-ended, and Two differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

## Bluetooth

- Compliant with Bluetooth V6.0+BR+EDR+BLE specification (DN Q334307)
- Meet class2 and class3 transmitting power requirement
- Support GFSK and DQPSK all packet types
- Provides maximum +10dbm transmitting power
- EDR receiver with minimum -94dBm sensitivity
- Fast AGC for enhanced dynamic range
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smpl\att\gap\gatt\rfcomm\sdpl2cap profile
- a2dp 1.4\avctp 1.4\avdtp 1.3\ avrcp 1.6.3\ hfp 1.9\spp 1.2\rfcomm 1.2\pnp 1.3\ hid 1.1.1\sdpl2cap core 6.0

## Peripherals

- One full speed USB 2.0 OTG controller
- Six multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, UART0、UART1 support DMA mode
- One hardware IIC interface supports host and device mode
- LED controller, support 2LED control by one IO
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs
- Crossbar IO support: timer\SPI\SDC\IIC\UART\RDEC\ALINK\PLINK

**PMU**

- Low voltage LDO and DC-DC for internal digital and analog circuit supply
- Less 2uA current consumption in the soft-off mode
- Built-in LDO and DC-DC for the core, I/O, Bluetooth and flash
- VBAT is 2.2V to 4.4V
- IOVDD is 2.2V to 3.6V

**Packages**

- QFN20(3mm\*3mm)

**Temperature**

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

**Applications**

- Bluetooth Stereo Headsets and Headphones

**Confidential**

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

# 1 Pin Definition

## 1.1 Pin Assignment




Figure 1-1 JL7003F Package Diagram

## 1.2 Pin Description

**Table 1-1 JL7003F Pin Description**

| PIN NO. | Name  | I/O Type | Drive (mA)<br>4 level | Function          | Other Function                                                                                                                                                                                                |
|---------|-------|----------|-----------------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | DACRN | O        | /                     |                   | Different DAC Right Negative Channel                                                                                                                                                                          |
| 2       | DACRP | O        | /                     |                   | Different DAC Right Positive Channel                                                                                                                                                                          |
| 3       | DACLN | O        | /                     |                   | Different DAC Left Negative Channel                                                                                                                                                                           |
| 4       | DACLP | O        | /                     |                   | Different DAC Left Positive Channel                                                                                                                                                                           |
| 5       | PGND  | P        | /                     |                   | DCDC Ground                                                                                                                                                                                                   |
| 6       | SW    | P        | /                     |                   | DCDC switch output, connected to inductor                                                                                                                                                                     |
| 7       | VBAT  | PI       | /                     |                   | Power Supply, connect to battery                                                                                                                                                                              |
| 8       | VPWR  | PI       | /                     |                   | Charge Power Input;                                                                                                                                                                                           |
|         |       | I/O      | 8                     | GPIO              | High Voltage Resistance I/O;<br>UART0TXC: Uart0 Data Output(C);<br>UART0RXC: Uart0 Data Input(C);<br>PWM3: Timer3 PWM Output;<br>CAP1: Timer1 Capture.                                                        |
| 9       | IOVDD | PO       | /                     |                   | IO Power 3.3v                                                                                                                                                                                                 |
| 10      | BTVDD | PO       | /                     | GPIO              | BT Power                                                                                                                                                                                                      |
| 11      | BTRF  | /        | /                     |                   | BT Antenna                                                                                                                                                                                                    |
| 12      | XOSCI | I        | /                     |                   | XOSC In                                                                                                                                                                                                       |
| 13      | XOSCO | O        | /                     |                   | XOSC Out                                                                                                                                                                                                      |
| 14      | PC5   | I/O      | 2.4~64                | GPIO              | SD0CLKA: SD0 Clock(A);<br>UART2RXD: Uart2 Data Input(D);<br>SPI1DOB: SPI1 Data Out(B);<br>ALNK_DAT3(B): Audio Link Data3(B);<br>IIC_SDA_B: IIC SDA(B);<br>ADC5: ADC Input Channel 5.                          |
| 15      | PC4   | I/O      | 2.4~64                | GPIO              | SD0CMDA: SD0 CMD(A);<br>UART2TXD: Uart2 Data Output(D);<br>SPI1CLKB: SPI1 Clock(B);<br>ALNK_DAT2(B): Audio Link Data2(B);<br>IIC_SCL_B: IIC SCL(B);<br>ADC4: ADC Input Channel 4;<br>PWM4: Timer4 PWM Output. |
| 16      | USBDM | I/O      | 4                     | USB Negative Data | UART1RXD: Uart1 Data Input(D);<br>IIC_SDA_A: IIC SDA(A);<br>ADC11: ADC Input Channel 11;                                                                                                                      |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

|    |       |     |        |                   |                                                                                                                                                                                                                      |
|----|-------|-----|--------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    |       |     |        |                   | SPI2DOB: SPI2 Data Out(B);<br>ISP_DI.                                                                                                                                                                                |
| 17 | USBDP | I/O | 4      | USB Positive Data | UART1TXD: Uart1 Data Output(D);<br>IIC_SCL_A: IIC SCL(A);<br>ADC10: ADC Input Channel 10;<br>SPI2CLKB: SPI2 Clock(B);<br>ISP_CLK.                                                                                    |
| 18 | PA2   | I/O | 2.4~64 | GPIO              | ALNK_MCLK(A): ALNK Master Clock(A);<br>MIC_BIAS0: MIC0 Bias Output;<br>MIC0_N: Different MIC0 Negative;<br>AMUX_A1: Analog Channel A1 L/R Input;<br>CAP3: Timer3 Capture;<br>UART1RXC: Uart1 Data In(C);<br>CLKOUT1. |
| 19 | PA1   | I/O | 2.4~64 | GPIO              | MIC0: MIC0 Input Channel;<br>MIC0_P: Different MIC0 Positive;<br>AMUX_A0: Analog Channel A0 L/R Input;<br>PWM0: Timer0 PWM Output;<br>UART1TXC: Uart1 Data Output(C).                                                |
| 20 | DAVSS | P   | /      |                   | Analog Ground                                                                                                                                                                                                        |
| /  | Bom   | P   | /      |                   | Ground                                                                                                                                                                                                               |

P: Power or Ground PO:Power Output PI:Power Input I/O:Input or Output I:Input O:Output

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

## 2 Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2-1

| Symbol             | Parameter                     | Min  | Max  | Unit |
|--------------------|-------------------------------|------|------|------|
| T <sub>opt</sub>   | Operating temperature         | -40  | +85  | °C   |
| T <sub>stg</sub>   | Storage temperature           | -65  | +150 | °C   |
| VBAT               | Supply Voltage                | -0.3 | 4.5  | V    |
| VPWR               | Charger Voltage               | -0.3 | 6    | V    |
| V <sub>3.0IO</sub> | 3.0V IO Input Voltage (IOVDD) | -0.3 | 3.6  | V    |

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

### 2.2 PMU Characteristics

Table 2-2

| Symbol      | Parameter              | Min | Typ  | Max | Unit | Test Conditions           |
|-------------|------------------------|-----|------|-----|------|---------------------------|
| VBAT        | Voltage Input          | 2.2 | 3.7  | 4.4 | V    |                           |
| VPWR        | Charger supply Voltage | 4.5 | 5.0  | 5.5 | V    |                           |
| Normal mode |                        |     |      |     |      |                           |
| IOVDD       | Voltage output         | —   | 3.0  | —   | V    | VBAT = 4.2V, 10mA loading |
|             | Loading current        | —   | —    | 100 | mA   | IOVDD=3.0V@VBAT = 4.2V    |
| BTVDD       | Voltage output         | —   | 1.25 | —   | V    | IOVDD=3.0V, 10mA loading  |
|             | Loading current        | —   | —    | 60  | mA   | BTVDD=1.25V@IOVDD=3.0v    |
| EVDD        | Voltage output         | —   | 1.1  | —   | V    | BTVDD=1.25V, 1mA loading  |
|             | Loading current        | —   | —    | 5   | mA   | EVDD=1.1V@BTVDD=1.25v     |
| LP mode     |                        |     |      |     |      |                           |
| IOVDD       | Loading current        |     |      | 5   | mA   | IOVDD=3V@VBAT = 4.2V      |

### 2.3 Battery Charge

Table 2-3

| Symbol              | Parameter            | Min  | Typ | Max  | Unit | Test Conditions |
|---------------------|----------------------|------|-----|------|------|-----------------|
| VPWR                | Charge Input Voltage | 4.5  | 5   | 5.5  | V    | —               |
| V <sub>Charge</sub> | Charge Voltage       | 4.15 | 4.2 | 4.25 | V    | VPWR > 4.5V     |

|                     |                        |      |      |      |    |                                       |
|---------------------|------------------------|------|------|------|----|---------------------------------------|
|                     |                        | 4.30 | 4.35 | 4.40 | V  | VPWR>4.65V                            |
| I <sub>Charge</sub> | Charge Current         | 20   |      | 200  | mA | Charge current at fast charge mode    |
| I <sub>Trinkl</sub> | Trickle Charge Current | 20   | 45   | 70   | mA | V <sub>BAT</sub> <V <sub>Trinkl</sub> |

## 2.4 IO Input/Output Electrical Logical Characteristics

Table 2-4

| IO input characteristics  |                           |            |     |            |      |                 |
|---------------------------|---------------------------|------------|-----|------------|------|-----------------|
| Symbol                    | Parameter                 | Min        | Typ | Max        | Unit | Test Conditions |
| V <sub>IL</sub>           | Low-Level Input Voltage   | -0.3       | —   | 0.3* IOVDD | V    | IOVDD = 3.0V    |
| V <sub>IH</sub>           | High-Level Input Voltage  | 0.7* IOVDD | —   | IOVDD+0.3  | V    | IOVDD= 3.0V     |
| IO output characteristics |                           |            |     |            |      |                 |
| V <sub>OL</sub>           | Low-Level Output Voltage  | —          | —   | 0.33       | V    | IOVDD= 3.0V     |
| V <sub>OH</sub>           | High-Level Output Voltage | 2.7        | —   | —          | V    | IOVDD = 3.0V    |

## 2.5 Internal Resistor Characteristics

Table 2-5

| Port               | Drive(mA) |   |      |    | Internal Pull-Up Resistor | Internal Pull-Down Resistor | Comment                                                                                                                                       |
|--------------------|-----------|---|------|----|---------------------------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| PA0~PA8<br>PC4、PC5 | 2.4       | 8 | 26.4 | 64 | 10K                       | 10K                         | 1、USBDM & USBDP default pull Down<br>2、PP0(VPWR) are high voltage resistance to 5V<br>3、internal pull-up/pull-down resistance   accuracy ±20% |
| PP0(VPWR)          | 8         |   |      |    | 10K                       | 10K                         |                                                                                                                                               |
| USBDP              | 4         |   |      |    | 1.5K                      | 15K                         |                                                                                                                                               |
| USBDM              | 4         |   |      |    | 180K                      | 15K                         |                                                                                                                                               |

## 2.6 DAC Characteristics

Table 2-6

| Parameter          | Min | Typ | Max | Unit | Audio Format | Test Conditions   |
|--------------------|-----|-----|-----|------|--------------|-------------------|
| Frequency Response | 20  | —   | 20K | Hz   | —            | Differential Mode |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

|                  |   |       |      |      |     |                                                        |
|------------------|---|-------|------|------|-----|--------------------------------------------------------|
| Output Swing     |   | 0.56  | 0.72 | Vrms | —   | 1KHz/0dB                                               |
| THD+N            | — | -78   | —    | dB   | PCM | 32 ohm loading                                         |
|                  | — | -69.6 | —    | dB   | SBC | With A-Weighted Filter                                 |
| S/N              | — | 100   | 102  | dB   | PCM | Filter                                                 |
|                  | — | 99.4  | —    | dB   | SBC |                                                        |
| Crosstalk        | — | -113  | —    | dB   | —   |                                                        |
| Dynamic Range    | — | 100.2 | —    | dB   | PCM | Differential Mode                                      |
|                  | — | 99.9  | —    | dB   | SBC | 1KHz/-60dB<br>32 ohm loading<br>With A-Weighted Filter |
| Noise Floor      |   | 6.0   |      | uV   | —   | A-Weighted Filter                                      |
| DAC Output Power | — | 10    | 30   | mW   | —   | Differential Mode<br>32ohm loading                     |

## 2.7 ADC Characteristics

Table 2-7

| Parameter     | Min | Typ | Max | Unit | Test Conditions                         |
|---------------|-----|-----|-----|------|-----------------------------------------|
| Dynamic Range |     | 95  |     | dB   | Fsample=44.1kHz<br>Fin=1KHz 2mVpp Input |
| S/N           | —   | 95  | —   | dB   | Fsample=44.1kHz<br>Fin=1KHz 2Vpp Input  |
| THD+N         | —   | -72 | —   | dB   |                                         |
| Crosstalk     | —   | -80 | —   | dB   |                                         |

## 2.8 BT Characteristics

### 2.8.1 Transmitter

Basic Data Rate

Table 2-8

| Parameter              |       | Min | Typ  | Max | Unit | Test Conditions                                               |
|------------------------|-------|-----|------|-----|------|---------------------------------------------------------------|
| RF Transmit Power      |       |     | 7.9  | 10  | dBm  | 25℃,<br>Power Supply<br>VBAT=3.7V<br>2441MHz<br>2 Layer Board |
| RF Power Control Range |       |     | 18.3 |     | dB   |                                                               |
| 20dB Bandwidth         |       |     | 950  |     | KHz  |                                                               |
| Adjacent Channel       | +2MHz |     | -40  |     | dBm  |                                                               |
|                        | -2MHz |     | -38  |     | dBm  |                                                               |
| Transmit Power         | +3MHz |     | -44  |     | dBm  | 2 Layer Board                                                 |
|                        | -3MHz |     | -35  |     | dBm  |                                                               |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

**Enhanced Data Rate****Table 2-9**

| Parameter           |           | Min | Typ  | Max | Unit | Test Conditions                                                |
|---------------------|-----------|-----|------|-----|------|----------------------------------------------------------------|
| Relative Power      |           |     | -1.2 |     | dB   | 25°C,<br>Power Supply<br>VBAT=3.7V<br>2441MHz<br>2 Layer Board |
| $\pi/4$ DQPSK       | DEVM RMS  | 6   | 9.7  |     | %    |                                                                |
|                     | DEVM 99%  | 10  | 22.1 |     | %    |                                                                |
|                     | DEVM Peak | 15  | 17.2 |     | %    |                                                                |
| Modulation Accuracy | +2MHz     |     | -40  |     | dBm  |                                                                |
| Adjacent Channel    | -2MHz     |     | -38  |     | dBm  |                                                                |
| Transmit Power      | +3MHz     |     | -44  |     | dBm  |                                                                |
|                     | -3MHz     |     | -35  |     | dBm  |                                                                |

## 2.8.2 Receiver

**Basic Data Rate****Table 2-10**

| Parameter                         |       | Min | Typ  | Max | Unit | Test Conditions                                                       |
|-----------------------------------|-------|-----|------|-----|------|-----------------------------------------------------------------------|
| Sensitivity                       |       |     | -91  |     | dBm  | 25°C,<br>Power Supply<br>VBAT=3.7V<br>2441MHz<br>DH5<br>2 Layer Board |
| Co-channel Interference Rejection |       |     | -10  |     | dB   |                                                                       |
| Adjacent Channel                  | +1MHz |     | +4   |     | dB   |                                                                       |
|                                   | -1MHz |     | +2   |     | dB   |                                                                       |
|                                   | +2MHz |     | +38  |     | dB   |                                                                       |
| Interference Rejection            | -2MHz |     | +38  |     | dB   |                                                                       |
|                                   | +3MHz |     | >+40 |     | dB   |                                                                       |
|                                   | -3MHz |     | +34  |     | dB   |                                                                       |

**Enhanced Data Rate****Table 2-11**

| Parameter                         |       | Min | Typ  | Max | Unit | Test Conditions                                                        |
|-----------------------------------|-------|-----|------|-----|------|------------------------------------------------------------------------|
| Sensitivity                       |       |     | -94  |     | dBm  | 25°C,<br>Power Supply<br>VBAT=3.7V<br>2441MHz<br>2DH5<br>2 Layer Board |
| Co-channel Interference Rejection |       |     | -11  |     | dB   |                                                                        |
| Adjacent Channel                  | +1MHz |     | +4   |     | dB   |                                                                        |
|                                   | -1MHz |     | +2   |     | dB   |                                                                        |
|                                   | +2MHz |     | +38  |     | dB   |                                                                        |
| Interference Rejection            | -2MHz |     | +38  |     | dB   |                                                                        |
|                                   | +3MHz |     | >+40 |     | dB   |                                                                        |
|                                   | -3MHz |     | +34  |     | dB   |                                                                        |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

## 2.9 ESD Protection

**Table 2-12**

| Parameter           | Typ.                         | Test pin       | Reference standard     |
|---------------------|------------------------------|----------------|------------------------|
| Human Body Mode     | $\pm 4\text{KV}$             | All pins       | JEDEC EIA/JESD22-A114  |
| Machine Mode        | $\pm 200\text{V}$            | All pins       | JEDEC EIA/JESD22-A115  |
| Charge Device Model | $\pm 1\text{KV}$             | All pins       | JEDEC EIA/JESD22-C101F |
| Latch up            | $\pm 200\text{mA}$           | All GPIO pins  | JEDEC STANDARD NO.78E  |
|                     | $1.5\times V_{\text{opmax}}$ | All power pins |                        |

Note :  $1.5\times V_{\text{opmax}}$  = 1.5 times maximum operating voltage.

### 3 Package Information

#### 3.1 QFN20\_3.0x3.0





Figure 3-1 JL7003F Package

## 4 IC Marking Information



- ① LLLLLLL: Production Batch
- ② JL700Nx: Chip Model
- ③ x: Built-in flash size
  - 0: No Flash Memory
  - 2: 2Mbit Flash
  - 4: 4Mbit Flash
  - 8: 8Mbit Flash
  - 6: 16Mbit Flash
  - 3: 32Mbit Flash

## 5 Solder-Reflow Condition




Figure 5-1 Classification Reflow Profile

### Classification Profiles

Table 5-1

| Profile Feature                                                      |                                                  | Sn-Pb Eutectic Assembly | Pb-Free Assembly |
|----------------------------------------------------------------------|--------------------------------------------------|-------------------------|------------------|
| Preheat<br>/Soak                                                     | Temperature Min ( $T_{smin}$ )                   | 100°C                   | 150°C            |
|                                                                      | Temperature Max ( $T_{smax}$ )                   | 150°C                   | 200°C            |
|                                                                      | Time ( $t_s$ ) from ( $T_{smin}$ to $T_{smax}$ ) | 60-120 seconds          | 60-180 seconds   |
| Average ramp-up rate ( $T_{smax}$ to $T_p$ )                         |                                                  | 3°C/second max          | 3°C/second max   |
| Liquidous temperature ( $T_L$ )                                      |                                                  | 183°C                   | 217°C            |
| Time ( $t_L$ ) maintained above $T_L$                                |                                                  | 60-150 seconds          | 60-150 seconds   |
| Peak package body temperature ( $T_p$ )                              |                                                  | See Table 5-2           | See Table 5-3    |
| Time within 5°C of actual<br>Peak Temperature ( $t_p$ ) <sup>2</sup> |                                                  | 10-30 seconds           | 20-40 seconds    |
| Ramp-down rate ( $T_p$ to $T_L$ )                                    |                                                  | 6°C/second max          | 6°C/second max   |
| Time 25°C to peak temperature                                        |                                                  | 6 minutes max           | 8 minutes max    |

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5°C of actual peak temperature ( $t_p$ ) specified for the reflow profiles is a “supplier” minimum and “user” maximum.

### SnPb - Classification Temperature

Table 5-2

| Package<br>Thickness | Volume mm <sup>3</sup><br>< 350 | Volume mm <sup>3</sup><br>≥ 350 |
|----------------------|---------------------------------|---------------------------------|
| <2.5 mm              | 240 +0/-5°C                     | 225 +0/-5°C                     |
| ≥2.5 mm              | 225 +0/-5°C                     | 225 +0/-5°C                     |

**Pb-free - Classification Temperature**      **Table 5-3**

| <b>Package<br/>Thickness</b> | <b>Volume mm<sup>3</sup><br/>&lt; 350</b> | <b>Volume mm<sup>3</sup><br/>350 - 2000</b> | <b>Volume mm<sup>3</sup><br/>&gt; 2000</b> |
|------------------------------|-------------------------------------------|---------------------------------------------|--------------------------------------------|
| < 1.6mm                      | 260°C                                     | 260°C                                       | 260°C                                      |
| 1.6 mm - 2.5mm               | 260°C                                     | 250°C                                       | 245°C                                      |
| > 2.5mm                      | 250°C                                     | 245°C                                       | 245°C                                      |

**Confidential**

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

## 6 Revision History

| Date       | Revision | Description                          |
|------------|----------|--------------------------------------|
| 2022.05.14 | V1.0     | Initial Release                      |
| 2023.11.22 | V1.1     | Update JL7003F BT_Features           |
| 2024.07.22 | V1.2     | Update JL7003F Audio_Features        |
| 2024.08.16 | V1.3     | Update DAC Characteristics           |
| 2025.01.15 | V1.4     | Update Bluetooth Vision and profiles |